Skip to end of metadata
Go to start of metadata

The Logic Space

This space contains logic examples and material for both programmable (FPGA and CPLD) as well as discrete logic designs.

Getting Started Tutorials

Interface Logic

Control Systems, DSP, and Math Logic

Memory Modules

 

Labels
  • No labels
Page: AC'97 Codec Hardware Driver Example Page: Booth Radix-4 Multiplier for Low Density PLD Applications (Verilog) Page: Booth Radix-4 Multiplier for Low Density PLD Applications (VHDL) Page: Character LCD Module Controller (VHDL) Page: Chip on Glass Graphic Display Driver with Lattice MachXO2 (VHDL) Page: Debounce Logic Circuit (with Verilog example) Page: Debounce Logic Circuit (with VHDL example) Page: FIFO Buffer Module with Watermarks (Verilog and VHDL) Page: I2C Master (VHDL) Page: IIR Filter Design in VHDL Targeted for 18-Bit, 48 KHz Audio Signal Use Page: Lattice Diamond and MachXO2 Breakout Board Tutorial Page: Lattice Diamond and MachXO2 Breakout Board Tutorial (with Verilog) Page: Lattice Diamond Hierarchical Design Test Bench Tutorial Page: Least Mean Square (LMS) Adaptive Line Enhancer (ALE) Design in VHDL Page: MachXO2 SPI Peripheral Expansion for HMI Applications (with VHDL) Page: Microsemi IGLOO Development Tutorial with an Introduction to Advanced Libero Design Topics Page: Microsemi IGLOO nano Dev Board Tutorial Page: N-Bit Saturated Math Carry Look-ahead Combinational Adder Design in Verilog Page: N-Bit Saturated Math Carry Look-ahead Combinational Adder Design in VHDL Page: PS/2 Keyboard Interface (VHDL) Page: PS/2 Keyboard to ASCII Converter (VHDL) Page: Pseudo Random Number Generator with Linear Feedback Shift Registers (Verilog) Page: Pseudo Random Number Generator with Linear Feedback Shift Registers (VHDL) Page: PWM Generator (VHDL) Page: Serial Peripheral Interface (SPI) Master (VHDL) Page: Serial Peripheral Interface (SPI) Slave (VHDL) Page: SPI 3-Wire Master (VHDL) Page: SPI to I2C Bridge (VHDL) Page: Stepping Motor Control (with VHDL) Page: TMDS Encoder (VHDL) Page: VGA Controller (VHDL)